GSP
Quick Navigator

Search Site

Unix VPS
A - Starter
B - Basic
C - Preferred
D - Commercial
MPS - Dedicated
Previous VPSs
* Sign Up! *

Support
Contact Us
Online Help
Handbooks
Domain Status
Man Pages

FAQ
Virtual Servers
Pricing
Billing
Technical

Network
Facilities
Connectivity
Topology Map

Miscellaneous
Server Agreement
Year 2038
Credits
 

USA Flag

 

 

Man Pages
Netlist::Cell(3) User Contributed Perl Documentation Netlist::Cell(3)

Verilog::Netlist::Cell - Instantiated cell within a Verilog Netlist

  use Verilog::Netlist;

  ...
  my $cell = $module->find_cell('cellname');
  print $cell->name;

A Verilog::Netlist::Cell object is created by Verilog::Netlist for every instantiation in the current module.

See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->comment
Returns any comments following the definition. keep_comments=>1 must be passed to Verilog::Netlist::new for comments to be retained.
$self->delete
Delete the cell from the module it's under.
$self->gateprim
True if the cell is a gate primitive instantiation (buf/cmos/etc), but not a UDP.
$self->module
Pointer to the module the cell is in.
$self->name
The instantiation name of the cell.
$self->netlist
Reference to the Verilog::Netlist the cell is under.
$self->pins
List of Verilog::Netlist::Pin connections for the cell.
$self->pins_sorted
List of name sorted Verilog::Netlist::Pin connections for the cell.
$self->range
The range for the cell (e.g. "[1:0]") or false (i.e. undef or "") if not ranged.
$self->submod
Reference to the Verilog::Netlist::Module the cell instantiates. Only valid after the design is linked.
$self->submodname
The module name the cell instantiates (under the cell).

See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->lint
Checks the cell for errors. Normally called by Verilog::Netlist::lint.
$self->new_pin
Creates a new Verilog::Netlist::Pin connection for this cell.
$self->pins_sorted
Returns all Verilog::Netlist::Pin connections for this cell.
$self->dump
Prints debugging information for this cell.

Verilog-Perl is part of the <https://www.veripool.org/> free Verilog EDA software tool suite. The latest version is available from CPAN and from <https://www.veripool.org/verilog-perl>.

Copyright 2000-2021 by Wilson Snyder. This package is free software; you can redistribute it and/or modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl Artistic License Version 2.0.

Wilson Snyder <wsnyder@wsnyder.org>

Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist
2021-06-06 perl v5.32.1

Search for    or go to Top of page |  Section 3 |  Main Index

Powered by GSP Visit the GSP FreeBSD Man Page Interface.
Output converted with ManDoc.